




## PCB STACK UP

LAYER 1 : TOP  
LAYER 2 : IN1  
LAYER 3 : IN2  
LAYER 4 : VCC  
LAYER 5 : IN3  
LAYER 6 : BOT







CLOCKS name	RX780	RS780	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	RP64 STUFF	RP64 STUFF	to NB for VGA reference clock
EXT GFX_CLKP EXT GFX_CLKN	RP66 STUFF	RP66 NC	to M82-S external reference clock -RX780 only
NBGP_P_CLKP NBGP_P_CLKN	RP70 STUFF	RP70 NC	to NB for RX780 for PCIEX2 interface reference clock only RS780 is internal share with AC-LINK clock, RS780 not need
SBLINK_CLKP SBLINK_CLKN	RP72 STUFF	RP72 STUFF	to NB for AC-LINK reference clock
CLK_VGA_27M_SS CLK_VGA_27M_NSS	R653, R656, R612 STUFF	R653, R656, R612 NC	To M82-S 27Mhz - RX780 only



when driven lowSB\_SRC clocks slow only supported with  
to reduced setpoint custom CG IC




SLG8SP626VTR  
THERMAL GND  
eGND73  
eGND74  
eGND75  
eGND77  
eGND76  
eGND78

ICS ICS9LPR476BKLFT--AJRS4760000  
SLG SLG8SP626VTR--AJ006260000  
RTL RTM880N-795-- AJ008800000


* default		
SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.






	RX780	RS780
	1.8V	1.1V
Ra	82.5R	158R
Rb	130R	90.9R

RES CHIP 130 1/16W +1%(0402)-L-F -->CS11302FB15  
RES CHIP 158 1/16W +1%(0402) -->CS11582FB00  
RES CHIP 90.9 1/16W +1%(0402) -->CS09092FB15  
RES CHIP 82.5 1/16W +1%(0402) -->CS08252FB11




PROJECT : QT8  
Quanta Computer Inc.

Size Custom	Document Number	Rev
	Clock Generator	1A
Date: Tuesday, February 19, 2008	Sheet 2 of 45	






VFIX MODE		VID Override Circuit
SVC	SVD	Voltage Output
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V




**PROJECT : QT8**  
Quanta Computer Inc.






# PROCESSOR POWER AND GROUND




**PROJECT : QT8**  
Quanta Computer Inc.



Size Custom	Document Number	Rev 1A
	<b>S1G2 PWR &amp; GND 3/3</b>	
Date: Tuesday, February 19, 2008	Sheet 5 of 45	











PLACE CLOSE TO PROCESSOR  
WITHIN 1.5 INCH



PLACE CLOSE TO PROCESSOR  
WITHIN 1.5 INCH







PART 2 OF 6

PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB

PCE\_CALRP(PCE\_BCALRP)  
PCE\_CALRN(PCE\_BCALRN)

RS780(RX780)

RX780/RS740/RS780 difference table (PCIE LINK)


	RS740	RX780/RS780
NB_PCIECALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

17 PEG\_RX#[15:0] PEG\_RX#[15:0] PEG\_TX#[15:0] PEG\_TX#[15:0] 17  
17 PEG\_RX#[15:0] PEG\_RX#[15:0] PEG\_TX#[15:0] PEG\_TX#[15:0] 17

Close to North Bridge



TO EXPRESS CARD

TO WLAN

TO PCIE-LAN

TO TV TUNNER



TO PCIE CARD READER



PROJECT : QT8  
Quanta Computer Inc.

Size Custom	Document Number RS740/RS780-PCIE I/F 2/5	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 9 of 45	

**North Bridge RESET**



RX780

RS780\_AUX\_CAL R543 3K 4

**RS780**


VS<sub>SYNC\_COM</sub> R124 3K 4 +3V

### RS780/RX780

RX780


S-CD1 R810 \*3K\_4

Reserved only






PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVDD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVDD18	NC	+1.8V	VDDL1833	NC	NC


















OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

It must ready  
refofe RSMRST#

## REQUIRED STRAPS




	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	IMC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT



TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

## DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

NB\_PWRGD\_IN:  
RS780/RX780 = 1.8V; RS740 = 3.3V  
Do NOT share it with SB\_PWRGD when use Internal Clk Gen  
(Need SB PLL initialize firstly)

SI-2 modified -- confirm AMD R563 need to stuff

SI-2 modified -- remove  
+3V pull Hi resistor .



NB/SB POWER GOOD CIRCUIT

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353  
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5




PROJECT : QT8  
Quanta Computer Inc.

Size Custom Document Number SB700-STRAPS Rev 1A  
Date: Tuesday, February 19, 2008 Sheet 16 of 45

```

|-----|
| POWER |
| +PCIE_VDDR=1.2V |
| +VDD_MEM1.8V=1.8V |
| +VGA_CORE=1.0~1.1V - M62S,M71S |
|           0.95~1.1V - M72S |




```





MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Qimonda (Infineon)	16*16	HYB18T7256161BF-25
0001	Qimonda (Infineon)	32*16-500MHZ	HYB18T512161BZF-20
0010	Hynix	16*16	HY5PS561621AEP-25
0011	Hynix	32*16-500MHZ	K4N521622FR-20L
0100	Samsung	16*16	K4N516163QG-ZC25
0101	Samsung	32*16-500MHZ	K4N516163QG-HC20
0110			Reserved
0111			Reserved
1000			Reserved
1001			Reserved
1010			Reserved
1011			Reserved
1100			Reserved
1101			Reserved
1110			Reserved
1111			Reserved

	PWRCNTL1	PWRCNTL0	V-CORE
H	0	0	1.1V
M	0	1	1.0V
M	1	0	1.0V
L	1	1	0.9V

	BBEN	BBP
L	0	V-CORE
H	1	+1.8V








CONFIGURATION STRAPS		
PIN	DESCRIPTION OF DEFAULT SETTINGS	M82-S
GPIO0	PCIE FULL TX OUTPUT SWING	0
GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
GPIO5	Allows either PCIE 2.5GT/s or 5GT/s operation	REV
VIP3	ENABLE HD AUDIO ( M8X-M )	1
GPIO8	ENABLE HD AUDIO ( M82-S )	1
HSYNC	ENABLED HDMI	1

### Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.






SI-1 Modified -- follow AMD reference schematic change for reduce leakage to VDDR3 BUS




**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>M7X/M8X_GND / LVDS/ Straps</b>	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 19 of 45	





SI-1 modified --  
for support  
1Gbit VRAM ( 64M  
x 16 )




Change MEMTEST to 240 1%  
ohm to GND , AMD update



PROJECT : QT8  
Quanta Computer Inc.


Size B Document Number M7X/M8X/MEM\_Interface Rev 1A  
Date: Tuesday, February 19, 2008 Sheet 21 of 45

# DDR2 BGA MEMORY












inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect

For 5158E  
UMA BOM need to add






Note:


SD/MMC	MS	XD
SP1 SD WP		XD_CD#
SP3 SD_CD#		
SP4 SD DAT1	XD D4	
SP5 SD DAT1	MS BS	XD D5
SP6 SD DAT1	MS D1	XD D3
SP7 SD DAT0	MS D0	XD D6
SP8 SD DAT7	MS D2	XD D2
SP9 SD DAT7	MS INS#	
SP10 SD DAT6	MS D3	XD D7
SP11 SD CLK	MS SCLK	XD D1
SP12 SD DAT5	MS D0	
SP13 SD DAT4	XD WP#	
SP14 SD DAT3	XD R/B#	
SP15 SD DAT2	XD WE#	
SP16 SD DAT2	XD RE#	
SP17 SD DAT2	XD ALE	
SP18 SD DAT2	XD CE#	
SP19 SD DAT2	XD CLE	




JMB 380 Note:

SD/MMC	MS	XD
MDID0 SD DAT0	MS D0	XD D0
MDID1 SD DAT1	MS D1	XD D1
MDID2 SD DAT2	MS D2	XD D2
MDID3 SD DAT3	MS D3	XD D3
MDID4 SD CMD	MS BS	XD WE#
MDID5 SD CLK	MS SCLK	XD CE#
MDID6 SD WP	XD WP#	
MDID7 SD DAT4	XD D4	
MDID8 SD DAT5	XD D5	
MDID9 SD DAT6	XD D6	
MDID10 SD DAT7	XD D7	
MDID11 SD DAT7	XD RE#	
MDID12 SD DAT7	XD R/B#	
MDID13 SD DAT7	XD ALE	
MDID14 SD DAT7	XD CE#	
CR1 LEON	SD1 LEON#	MS1 LEON#
CR1 PCTLN	SD1 PCTLN#	MS1 PCTLN#
CR1 CD0	SD1 CD#	MS1 CD#
CR1 CD1	SD1 CD#	MS1 CD#








SI-2 Modified -- remove C621/C623


LIN-, RIN- and LIN+, RIN+ swap for BOBO noise on PV



6017A2 Gain Table


GAIN0	GAIN1	AV	RIN
0	0	6dB	90K
0	1	10dB	70K
1	0	15.6dB	45K
1	1	21.6dB	25K

## PC-BEEP




## MUTE\_LED


Low --> un-MUTE  
High --> Mute



## Acceleration sensor



SGT-LIS302DLTR interrupt pin default is low / active Hi, BIOS need to programming 22h to change status from active Hi to low




PROJECT : QT8  
Quanta Computer Inc.


Size Custom	Document Number AMP_TPA6017/INT SPK	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 28 of 45	









## For Discrete Touch-Screen




## USB CAMERA CONNECT




## USB Fingerprint CON



## LEFT SIDE USBX1 and E-SATA/USB COMBO






## RIGHT SIDE USBX2



PROJECT : QT8  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BT/WEBCAM/FT/USBX4/ESATA	1A
Date: Tuesday, February 19, 2008	Sheet 30 of 45	





Power domain chart


	RTL8111B / RTL8101E	RTL8111C RTL8102E
LANVCC	3.3V	3.3V
LAN_D1.8	1.8V	1.2V
LAN_A1.8	1.8V	1.2V
LAN_D1.5	1.5V	1.2V




PROJECT : QT8  
Quanta Computer Inc.

Size Custom	Document Number LAN Power	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 32 of 45	


SI-2 Modified footprint -- Modify 12/27




Del L90 direct on PV




SI-2 Modified footprint -- Modify 固定孔 Size as SMT request



+5V: 2 A(4 Pin)  
+3V: 2 A(4 Pin)  
Gnd: (5 Pin)




Del R578 direct on PV




## NEWCARD


SI-1 modified -- change footprint CN17 #31,32 as ME request for Hole pad change



R258 SI-2 remove --internal pull hi





R5538 NEW CARD POWER SWITCH	
pin name	pull hi/low
CPPE#	internal pull up to AUXIN
SYSRST#	internal pull up to AUXIN
CPUSB##	internal pull up to AUXIN
PERST#	a logic level power good
SHDN#	internal pull up to AUXIN
RCLKEN	internal pull up to AUXIN
OC#	over current status
STBY#	internal pull up to AUXIN




Del R790, R791, R792, R793 for RF on PV

SI-2 modified for add Pin 21-25 as U25 Thermal pad tied to Gnd




follow AMD schematic




SI-2 modified -- EPRESS\_PLTRST# is 3VS5 power rail, Maybe can remove NAND GATE






1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND




SI-2 Modified  
-- net swap for  
layout concern

KEYBOARD PULL-UP



CAP SW CONNECT




1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP\_INT
5. GND
6. NUM LOCK LED
7. +5V
8. ESB\_CLK
9. ESB\_DAT

PV modified:  
CN8 update type  
Add L57, L77, C904, C621 for ESB  
Del R104, R103


Del R770 on PV


SI-2 Modified 12/27




1. LEDVCC
2. LEDVCC
3. NC
4. GND

SI-2 Modified







SI-2 modified --Change Library to MIPCI-C-1775861-52P-LDV-QT6








## Mini PCI-E Card 2 TV tuner card





SI-2 modified --Change Library to MIPCI-P04-FJ504-170-52P-QT6


		PROJECT : QT8	
		Quanta Computer Inc.	
Size Custom	Document Number	Rev 1A	
Mini CARD X 3			
Date: Tuesday, February 19, 2008	Sheet 36	of 45	



## CPU FAN



G995 layout notice





$$T_{on} = 3.85p \cdot R_{TON} \cdot V_{OUT} / (V_{IN} - 0.5)$$

$$Frequency = V_{out} / (V_{IN} \cdot T_{ON})$$

20,23,35,38,41,42 HWPG  
35,40 VRON  
20,27,35,42,43,44 MAINON  
PR13 0.4  
reserved for pwr seq -- andrew

3.82A  
S0-S1

+1.2V  
12A (4.3A+7.0A)  
S0-S1

$$V_o = 0.75 (R_1 + R_2) / R_2$$

$$R_{ILIM} = I_{LIMIT} \cdot R_{sense} / 20uA$$

Keep R2 higher than 10Kohm

+1.1V 9,10,11,18,20,43  
+1.2V 2,3,11,12,14,15  
+1.1V\_DYN 11


+1.1V 7.0A  
S0-S1

$$V_{out1} = 0.5 \cdot (1 + R_1/R_2)$$

DYN_PWR_EN	High	Low
+1.1V_DYN	1.0	1.1

10 DYN\_PWR\_EN


PR31 for UMA only

 <p><b>PROJECT : QT8</b> Quanta Computer Inc.</p>		
Size B	Document Number <b>+1.2V &amp; +1.1V(RT8204)</b>	Rev 1A
Date: Tuesday, February 19, 2008 Sheet 39 of 45		

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



Pin 49 is GND Pin

ISL6265HRTZ-T

Close to CPU socket

Parallel

Reserve for uni-plane

Reserve for uni-plane

- +VCORE0 5
- +VCORE1 5
- +CPUVDDNB5



PROJECT : QT8  
Quanta Computer Inc.


Size C	Document Number CPU_CORE(ISL6265)	Rev. 1A
Date: Tuesday, February 19, 2008	Sheet 40 of 45	

+2.5V 3  
+1.8VSUS 3,4,5,6,7,40,42,43

$I_{lim}(Valley) = 10\mu A * R_{ILIM}/R_{DS\_ON}$   
For OCP set.

+1.8VSUS  
23.65A  
S0~S3

$R_a = (V_{out} - 0.75)/0.75 * R_b$   
 $R_b$  value from 100K to 300K ohm





+0.9VSMVT  
2.25A  
S0~S3

Mode	Discharge Mode
V5IN	No discharge
VDDQ	Tracking discharge
Gnd	Non-tracking discharge

$$V_{TRIP}(mV) = R_{TRIP}(Kohm) * 10(\mu A)$$

$$I_{OCP} = V_{trip}/R_{ds\_on} + I_{Ripple}/2$$

VDDQSET	VDDQ(V)	VTTREF and Vtt	Note
GND	2.5	$V_{\_vddqsns}/2$	DDR
V5IN	1.8	$V_{\_vddqsns}/2$	DDR2
FB	adjustable	$V_{\_VDDQSNS}/2$	$1.5V < VDDQ < 3V$




Discrete: SI4856  
UMA: SI4800

**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>1.8VSUS/DDR_VTER/+1.8V/2.5V</b>	Rev 1A
Date: Tuesday, February 19, 2008   Sheet 41 of 45		

	PWRCNTL1	PWRCNTL0	V-CORE
H	0	0	1.1V
M	0	1	1.0V
M	1	0	1.0V
L	1	1	0.9V





+VGA\_CORE5,18,20  
+1.2V\_S5 15  
+1.5V 33,36





SI-1 Modified - can remove +1.35V for AMD update

0.5A

S0-S1




For Discrete Only


PROJECT : QT8  
Quanta Computer Inc.Size  
CustomDocument Number  
DISCHARGERev  
1A

Date: Tuesday, February 19, 2008 Sheet 43 of 45









### CPU Power 1



### CPU Power 2



**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>Power control</b>	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 45 of 45	